add auto-round related vllm and transformers UT (#613)
* add auto-round related vllm and transformers UT
Signed-off-by: Zhang, Weiwei1 <weiwei1.zhang@intel.com>
* [pre-commit.ci] auto fixes from pre-commit.com hooks
for more information, see https://pre-commit.ci
* refine vllm uttest
Signed-off-by: Zhang, Weiwei1 <weiwei1.zhang@intel.com>
* add requirement for vllm uttest
Signed-off-by: Zhang, Weiwei1 <weiwei1.zhang@intel.com>
---------
Signed-off-by: Zhang, Weiwei1 <weiwei1.zhang@intel.com>
Co-authored-by: pre-commit-ci[bot] <66853113+pre-commit-ci[bot]@users.noreply.github.com>
Co-authored-by: Wenhua Cheng <wenhua.cheng@intel.com>
