llvm
136b1cd0
- [SYCL] PR 1 - Remove FPGA attributes from SYCL FE (#21710)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
92 days ago
[SYCL] PR 1 - Remove FPGA attributes from SYCL FE (#21710) This removes the following attributes: [[intel::loop_fuse]] [[intel::loop_fuse_independent]] [[intel::nofusion]]
References
#21710 - [SYCL] PR 1 - Remove FPGA attributes from SYCL FE
Author
premanandrao
Parents
90a6f53a
Loading