llvm
9007b36b - [RISCV] Add a InstRW to COPY in RISCVSchedSpacemitX60.td. (#169423)

Commit
164 days ago
[RISCV] Add a InstRW to COPY in RISCVSchedSpacemitX60.td. (#169423) This prevents the scheduler from thinking copy instructions are free. In #167008, we saw cases where the scheduler moved ABI copies past other instructions creating high register pressure that caused the register allocator to run out of registers. They can't be spilled because the physical register lifetime was increased, not the virtual register. Ideally, we would detect what register class the COPY is for, but for now I've just treated it as a scalar integer copy.
Author
Parents
Loading