llvm
ad3d9fb3
- [RISCV] tt-ascalon-d8 vector scheduling (#167066)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
231 days ago
[RISCV] tt-ascalon-d8 vector scheduling (#167066) Add the vector scheduling model for tt-ascalon-d8 and corresponding llvm-mca tests. --------- Co-authored-by: Craig Topper <craig.topper@sifive.com>
References
#20851 - LLVM and SPIRV-LLVM-Translator pulldown (WW49 2025)
Author
ppenzin
Parents
0f941f68
Loading