llvm-project
096571a9 - Address review comments

Commit
42 days ago
Address review comments - Rename the ACE tests and directories to acev1 for consistency - Build acev1 on top of avx10.1 rather than avx10.2 - Fix test encodings and the BSR0 implicit defs - Make the scale register type consistent with the spec - Add memory operand tests for bsrmov - Confirm the ACEV1 ISA implication chain - Take the outer product ZMM sources by value instead of by register ID, so they are allocated conventionally, and mark the 512-bit ACE builtins with RequiredVectorWidth<512> - Use pseudos for SPILL and RELOAD. Spills use scratch zmm. Don't use non-ace ISA. - Fix missing vector r/m in MRMSrcReg4VOp3.
Author
Committer
Parents
Loading