llvm-project

33117e7f - [AArch64][ISel] Remove zero instruction for `rev` all true predicates (#192925)

[AArch64][ISel] Remove zero instruction for `rev` all true predicates (#192925) This patch removes the redundant instruction to zero inactive lanes for SVE2p1 `rev` intrinsics when all lanes are active.