llvm-project
44e32ccf
- [RISCV] Add regalloc hints for QC_EXTU (#173953)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
14 days ago
[RISCV] Add regalloc hints for QC_EXTU (#173953) `ANDI` with a mask gets converted into `QC_EXTU` in certain cases. Add regalloc hints to use the same source and destination register so that we can generate the compressed `QC_C_EXTU` instruction.
References
#173953 - [RISCV] Add regalloc hints for QC_EXTU
Author
svs-quic
Parents
e89bd48c
Loading