llvm-project
4ab14685 - [AMDGPU] Narrow only on store to pow of 2 mem location (#150093)

Commit
192 days ago
[AMDGPU] Narrow only on store to pow of 2 mem location (#150093) Lowering in GlobalISel for AMDGPU previously always narrows to i32 on truncating store regardless of mem size or scalar size, causing issues with types like i65 which is first extended to i128 then stored as i64 + i8 to i128 locations. Narrowing only on store to pow of 2 mem location ensures only narrowing to mem size near end of legalization. This LLVM defect was identified via the AMD Fuzzing project.
Author
Parents
Loading