llvm-project
6e5ee4aa
- [RISCV] Save vector registers in interrupt handler. (#143808)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
96 days ago
[RISCV] Save vector registers in interrupt handler. (#143808) Corresponding gcc bug report https://gcc.gnu.org/bugzilla/show_bug.cgi?id=110665 The generated code is pretty awful.
References
#143808 - [RISCV] Save vector registers in interrupt handler.
Author
topperc
Parents
874a02f0
Loading