[lldb][RISCV] Add vector VCSR register definitions
Support RISC-V vector register context (1/3)
Add definitions for RISC-V vector CSRs to support RVV debugging.
This includes the vstart, vl, vtype, vcsr, and vlenb registers,
which control the vector operation state and behavior.
