llvm-project
90d79ca4
- [RISCV] Update the latencies of MUL and CPOP in SiFive P400 scheduling model (#122007)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
344 days ago
[RISCV] Update the latencies of MUL and CPOP in SiFive P400 scheduling model (#122007) According to llvm-exegesis, they should have around 2 cycles of latency on P400 cores.
References
#122007 - [RISCV] Update the latencies of MUL and CPOP in SiFive P400 scheduling model
Author
mshockwave
Parents
142787d3
Loading