llvm-project
9d7df23f - [Hexagon] Add missing pattern for v8i1 type (#120703)

Commit
344 days ago
[Hexagon] Add missing pattern for v8i1 type (#120703) HexagonISD::PFALSE and PTRUE patterns do not form independently in general as they are treated like operands of all 0s or all 1s. Eg: i32 = transfer HEXAGONISD::PFALSE. In this case, v8i1 = HEXAGONISD::PFALSE is formed independently without accompanying opcode. This patch adds a pattern to transfer all 0s or all 1s to a scalar register and then use that register and this PFALSE/PTRUE opcode to transfer to a predicate register like v8i1.
Author
Parents
Loading