llvm-project
d12870ea - [RISCV] Add MERGE, MVM, and MVMN to isSignExtendedW in RISCVOptWInstrs. (#183433)

Commit
62 days ago
[RISCV] Add MERGE, MVM, and MVMN to isSignExtendedW in RISCVOptWInstrs. (#183433) These instructions are a combination of AND/OR/XOR which return sign extended values if all inputs are sign extended.
Author
Parents
Loading