llvm-project
d12870ea
- [RISCV] Add MERGE, MVM, and MVMN to isSignExtendedW in RISCVOptWInstrs. (#183433)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
62 days ago
[RISCV] Add MERGE, MVM, and MVMN to isSignExtendedW in RISCVOptWInstrs. (#183433) These instructions are a combination of AND/OR/XOR which return sign extended values if all inputs are sign extended.
References
#183433 - [RISCV] Add MERGE, MVM, and MVMN to isSignExtendedW in RISCVOptWInstrs.
Author
topperc
Parents
8533889a
Loading