llvm-project
d20315f1
- [RISCV] Select (sext_inreg (sra X, C), i8/i16) as slli+srai. (#186956)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
34 days ago
[RISCV] Select (sext_inreg (sra X, C), i8/i16) as slli+srai. (#186956) Without Zcb, the slli+srai may be more compressible
References
#186956 - [RISCV] Select (sext_inreg (sra X, C), i8/i16) as slli+srai.
Author
topperc
Parents
3ee7caa2
Loading