llvm-project
d3937e2d - [RISCV] Pass sign-extended value to isInt check in expandMul (#150211)

Commit
104 days ago
[RISCV] Pass sign-extended value to isInt check in expandMul (#150211) In the `isInt` check that was added in #147661 we were passing the zero-extended `uint64_t` value instead of the sign-extended one.
Author
Parents
Loading