llvm-project

e90ab310 - [RISCV] Add coverage for select between simm12 constant and zero [nfc]

[RISCV] Add coverage for select between simm12 constant and zero [nfc] The zicond codegen for this involves an extra register for basically no purpose; to be addressed in an upcoming change.