llvm-project

fb18fe73 - [AArch64] Guard against vector invalidation in EmitAArch64CpuSupports. (#196909)

[AArch64] Guard against vector invalidation in EmitAArch64CpuSupports. (#196909) This prevents the Vector from being invalidated whilst iterator over it. As far as I can tell we were adding elements twice. Fixes #196789