DeepSpeed
97726c92 - catch an edge case where MiCS and ZeRO++ both enable

Commit

2 years ago

catch an edge case where MiCS and ZeRO++ both enable

References

Author

HeyangQin

HeyangQin

Parents

Loading