openvino
[CPU][RV64] Implemented RISCV64 JIT emitter for SoftSign operation
#31749
Merged
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Overview
Commits
24
Changes
View On
GitHub
[CPU][RV64] Implemented RISCV64 JIT emitter for SoftSign operation
#31749
aobolensk
merged 24 commits into
openvinotoolkit:master
from
RudraCodesForU:riscv64-softsign-jit-emitter
Implemented RISCV64 JIT emitter for SoftSign operation
288cd8e2
RudraCodesForU
requested a review
281 days ago
RudraCodesForU
requested a review
281 days ago
RudraCodesForU
requested a review
281 days ago
RudraCodesForU
removed review request
281 days ago
RudraCodesForU
requested a review
from
mlukasze
281 days ago
Merge branch 'master' into riscv64-softsign-jit-emitter
6a375aa6
a-sidorova
added this to the
2025.3
milestone
279 days ago
a-sidorova
removed this from to the
2025.3
milestone
279 days ago
a-sidorova
added this to the
2025.4
milestone
279 days ago
a-sidorova
added
platform: risc-v
a-sidorova
assigned
a-sidorova
279 days ago
a-sidorova
assigned
aobolensk
279 days ago
a-sidorova
requested a review
from
aobolensk
279 days ago
last commit:Deleted the non-required sub folder
9cef6ae0
Merge branch 'riscv64-softsign-jit-emitter' of https://github.com/Rud…
e9a86d81
aobolensk
commented on 2025-08-18
Merge branch 'master' into riscv64-softsign-jit-emitter
4770fe91
github-actions
added
category: CPU
sys-openvino-ci
added
ExternalPR
Merge branch 'master' into riscv64-softsign-jit-emitter
1fb501ce
Merge branch 'master' into riscv64-softsign-jit-emitter
cba683a0
Reduced vector registers to one for better computation
76b24bae
Merge branch 'riscv64-softsign-jit-emitter' of https://github.com/Rud…
c05ffd4a
Merge branch 'master' into riscv64-softsign-jit-emitter
ddcd0889
Updated acc to codebase style
7d119186
Merge branch 'riscv64-softsign-jit-emitter' of https://github.com/Rud…
03ad86bd
Merge branch 'master' into riscv64-softsign-jit-emitter
4d83c2cd
Merge branch 'master' into riscv64-softsign-jit-emitter
1486cdb6
Merge branch 'master' into riscv64-softsign-jit-emitter
25cdbda3
Updated acc to clang style
c9fbe05e
Merge branch 'riscv64-softsign-jit-emitter' of https://github.com/Rud…
4683d853
Merge branch 'master' into riscv64-softsign-jit-emitter
012783d2
Merge branch 'master' into riscv64-softsign-jit-emitter
8987535e
Merge branch 'master' into riscv64-softsign-jit-emitter
b94f3276
Merge branch 'master' into riscv64-softsign-jit-emitter
c17f5277
aobolensk
commented on 2025-09-30
Update src/plugins/intel_cpu/src/emitters/plugin/riscv64/jit_eltwise_…
f8f375a6
Update src/plugins/intel_cpu/src/emitters/plugin/riscv64/jit_eltwise_…
76b2f948
Update src/plugins/intel_cpu/src/emitters/plugin/riscv64/jit_eltwise_…
70034216
aobolensk
approved these changes on 2025-09-30
aobolensk
changed the title
Implemented RISCV64 JIT emitter for SoftSign operation
[CPU][RV64] Implemented RISCV64 JIT emitter for SoftSign operation
236 days ago
aobolensk
merged
feb7fac0
into master
236 days ago
Login to write a write a comment.
Login via GitHub
Reviewers
aobolensk
mlukasze
Assignees
aobolensk
a-sidorova
Labels
category: CPU
ExternalPR
platform: risc-v
Milestone
2025.4
Login to write a write a comment.
Login via GitHub