feat: add verible formatter for SystemVerilog (#391)
* Add verible formatter
* Add verible to README formatter list
* Update description
* Formatting
* Formatting attempt again
* lint: apply stylua
---------
Co-authored-by: Steven Arcangeli <stevearc@stevearc.com>
