Go
Home
Pricing
FAQ
Install
Home
Pricing
FAQ
Install
Login
via GitHub
bitsandbytes-foundation/bitsandbytes
Pull Requests
Commits
Open
Closed
Add kernel registration for 8bit optimizers
#1706 opened 2025-07-11 15:04 by
Egor-Krivov
[Packaging] Shrink wheel ~35 % via nvcc --compress-mode=size
#1704 opened 2025-07-10 00:01 by
trmanish
[WIP] Enable Ascend NPU Backend with Custom Ops Integration for NF4 Support
Ascend NPU
#1695 opened 2025-07-02 02:33 by
SlightwindSec
[XPU] Implemented 8bit optimizers in triton
Intel
Optimizers
#1692 opened 2025-07-01 12:53 by
Egor-Krivov
v0.47.0
Add SYCL Kernels for XPU backend
Low Priority
Intel
#1679 opened 2025-06-15 16:41 by
xiaolil1
v0.48.0
# Fix for matmul_4bit out Parameter Issue
#1659 opened 2025-05-28 10:12 by
ved1beta
[Feature]Cutlass (re) integration
#1393 opened 2024-10-16 16:09 by
abhilash1910
replace tl.libdevice.llrint with tl.extra.cuda.libdevice.rint
#1372 opened 2024-09-26 03:39 by
bjmsong
(reference-only) Multi backend refactor -> main (full diff of all already merged PRs)
Cross Platform
#1220 opened 2024-05-25 16:46 by
Titus-von-Koeller
Initial kernel changes to support GaLore
Enhancement
Optimizers
#1137 opened 2024-03-18 23:46 by
matthewdouglas
Feature : Add SYCL runtime support
Medium Priority
Intel
Medium Risk
#747 opened 2023-09-05 18:07 by
abhilash1910