ggml-cpu:add RISC-V RVV (Zvfh) optimization for FP16 to FP32 conversion #17161
ggml-cpu:add RISC-V RVV (Zvfh) optimization for FP16 to FP32 conversion
102c76f2
slaren
approved these changes
on 2025-11-11
ggerganov
merged
ca484406
into master 38 days ago
Assignees
No one assigned
Login to write a write a comment.
Login via GitHub