llvm
[SYCL] PR 6 - Remove FPGA Attributes from SYCL FE
#21785
Merged

[SYCL] PR 6 - Remove FPGA Attributes from SYCL FE #21785

sarnex merged 3 commits into intel:sycl from premanandrao:remote_fpga_pr6
premanandrao
premanandrao premanandrao requested a review 84 days ago
premanandrao premanandrao marked this pull request as draft 84 days ago
premanandrao premanandrao force pushed from e5646897 to 47c8712f 84 days ago
premanandrao premanandrao marked this pull request as ready for review 84 days ago
Fznamznon
Fznamznon approved these changes on 2026-04-16
premanandrao premanandrao force pushed from 0f3757cc to ec5c9bde 79 days ago
premanandrao
sarnex
premanandrao
premanandrao Resolve merge conflicts
0cdee466
premanandrao apply clang-format
0cc64038
premanandrao Fix error
2710772f
premanandrao premanandrao force pushed from 6f140b2b to 2710772f 79 days ago
KornevNikita
premanandrao
sarnex sarnex merged 3ee61287 into sycl 78 days ago

Login to write a write a comment.

Login via GitHub

Reviewers
Assignees
No one assigned
Labels
Milestone