llvm-project

aa207c3f - [RISCV] Update the latency of floating point load in SiFive P500 scheduling model (#133165)

[RISCV] Update the latency of floating point load in SiFive P500 scheduling model (#133165) P500-series cores should have a floating point load latency closer to 5 cycles, just like P400- and P600-series cores.