llvm-project
[RISCV] Update the latency of floating point load in SiFive P500 scheduling model
#133165

Merged

[RISCV] Update the latency of floating point load in SiFive P500 scheduling model #133165

mshockwave merged 1 commit into llvm:main from mshockwave:patch/riscv/p550-sched-fp-load

[RISCV] Update the latency of floating point load in SiFive P500 sche…

68d1d134

mshockwave requested a review from

dtcxzyw 265 days ago

mshockwave requested a review from

topperc 265 days ago

mshockwave requested a review from

wangpc-pp 265 days ago

llvmbot added backend:RISC-V

topperc approved these changes on 2025-03-26

wangpc-pp approved these changes on 2025-03-27

mshockwave merged aa207c3f into main 264 days ago

mshockwave deleted the patch/riscv/p550-sched-fp-load branch 264 days ago

Reviewers

wangpc-pp

topperc

dtcxzyw

Assignees

No one assigned

Labels

backend:RISC-V

Milestone

No milestone