llvm-project
e396dab0
- [RISCV] Use SignExtend64<32> instead of ORing in 32 1s into upper bits in RISCVMatInt. NFC (#159864)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
210 days ago
[RISCV] Use SignExtend64<32> instead of ORing in 32 1s into upper bits in RISCVMatInt. NFC (#159864) I think this better reflects the intent of modification. In all these places we know bit 31 is 1 so we are sign extending.
References
#159864 - [RISCV] Use SignExtend64<32> instead of ORing in 32 1s into upper bits in RISCVMatInt. NFC
Author
topperc
Parents
03cf9ba7
Loading