llvm-project
[RISCV] Use SignExtend64<32> instead of ORing in 32 1s into upper bits in RISCVMatInt. NFC
#159864
Merged

[RISCV] Use SignExtend64<32> instead of ORing in 32 1s into upper bits in RISCVMatInt. NFC #159864

topperc merged 1 commit into llvm:main from topperc:pr/signextend
topperc
topperc [RISCV] Use SignExtend64<32> instead of ORing in 32 1s into upper bit…
5ee2c64d
topperc topperc requested a review from asb asb 238 days ago
topperc topperc requested a review from lenary lenary 238 days ago
topperc topperc requested a review from preames preames 238 days ago
llvmbot llvmbot added backend:RISC-V
llvmbot
lenary
lenary approved these changes on 2025-09-19
wangpc-pp
wangpc-pp approved these changes on 2025-09-22
topperc topperc merged e396dab0 into main 235 days ago
topperc topperc deleted the pr/signextend branch 235 days ago

Login to write a write a comment.

Login via GitHub

Assignees
No one assigned
Labels
Milestone