llvm-project
Add usub_cond and usub_sat operations to atomicrmw
#105568

Merged

Add usub_cond and usub_sat operations to atomicrmw #105568

anjenner merged 7 commits into llvm:main from anjenner:atomicrmw-usub_cond-and-usub_sat-add-operations

anjenner requested a review from

nikic 1 year ago

llvmbot added backend:ARM

llvmbot added backend:AArch64

llvmbot added backend:Hexagon

llvmbot added backend:RISC-V

llvmbot added backend:PowerPC

llvmbot added backend:WebAssembly

llvmbot added backend:X86

llvmbot added llvm:globalisel

llvmbot added mlir:llvm

llvmbot added mlir

llvmbot added llvm:support

llvmbot added backend:loongarch

llvmbot added llvm:SelectionDAG

llvmbot added flang:openmp

llvmbot added llvm:ir

llvmbot added llvm:transforms

llvmbot added clang:openmp

jayfoad commented on 2024-08-22

RKSimon commented on 2024-08-22

arsenm commented on 2024-08-22

anjenner force pushed from 0038c839 to 5aa5bb73 1 year ago

arsenm commented on 2024-08-29

arsenm approved these changes on 2024-09-06

Add usub_cond and usub_sat operations to atomicrmw

cbb663d5

Update failing tests.

03478942

Feedback from pull request.

ba343353

Remove commented out code.

01d98961

Fix failing tests.

7f276542

Remove InstCombineAtomicRMW.cpp piece for now.

53e48a14

anjenner force pushed to 4964b7c9 1 year ago

Update comments.

4964b7c9

anjenner removed review request from

nikic 1 year ago

anjenner merged 4af249fe into main 1 year ago

Reviewers

arsenm

RKSimon

jayfoad

Assignees

No one assigned

Labels

backend:ARM backend:AArch64 backend:Hexagon backend:RISC-V backend:PowerPC backend:WebAssembly backend:X86 llvm:globalisel mlir:llvm mlir llvm:support backend:loongarch llvm:SelectionDAG flang:openmp llvm:ir llvm:transforms clang:openmp

Milestone

No milestone

llvm-project Add usub_cond and usub_sat operations to atomicrmw #105568 Merged

Add usub_cond and usub_sat operations to atomicrmw #105568

llvm-project
Add usub_cond and usub_sat operations to atomicrmw
#105568

Merged