llvm-project
[Intrinsics][AArch64] Add intrinsics for masking off aliasing vector lanes
#117007
Merged
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Overview
Commits
48
Changes
View On
GitHub
[Intrinsics][AArch64] Add intrinsics for masking off aliasing vector lanes
#117007
SamTebbs33
merged 48 commits into
llvm:main
from
SamTebbs33:alias-intrinsic
SamTebbs33
requested a review
from
MacDue
1 year ago
SamTebbs33
requested a review
from
paulwalker-arm
1 year ago
SamTebbs33
requested a review
from
huntergr-arm
1 year ago
SamTebbs33
requested a review
from
sdesmalen-arm
1 year ago
SamTebbs33
requested a review
from
kmclaughlin-arm
1 year ago
SamTebbs33
requested a review
from
JamesChesterman
1 year ago
SamTebbs33
requested a review
from
NickGuy-Arm
1 year ago
llvmbot
added
backend:AArch64
llvmbot
added
llvm:SelectionDAG
llvmbot
added
llvm:ir
MacDue
commented on 2024-11-20
JamesChesterman
commented on 2024-11-20
SamTebbs33
requested a review
from
davemgreen
1 year ago
davemgreen
commented on 2024-11-26
davemgreen
commented on 2024-11-30
davemgreen
approved these changes on 2024-12-03
davemgreen
commented on 2025-01-14
SamTebbs33
force pushed
to
d0933396
1 year ago
SamTebbs33
force pushed
from
d0933396
to
7124e2c3
1 year ago
davemgreen
commented on 2025-01-24
davemgreen
approved these changes on 2025-01-29
sdesmalen-arm
commented on 2025-01-29
MacDue
commented on 2025-01-30
sdesmalen-arm
commented on 2025-02-02
SamTebbs33
force pushed
to
72d646f8
338 days ago
MacDue
commented on 2025-02-27
MacDue
commented on 2025-03-10
SamTebbs33
force pushed
to
8822b8fc
270 days ago
sdesmalen-arm
commented on 2025-05-12
MacDue
commented on 2025-05-21
SamTebbs33
commented on 2025-05-20
SamTebbs33
force pushed
to
64a97148
235 days ago
sdesmalen-arm
commented on 2025-05-27
SamTebbs33
force pushed
from
64a97148
to
3b40d862
179 days ago
gbossu
commented on 2025-08-06
sdesmalen-arm
commented on 2025-08-06
sdesmalen-arm
commented on 2025-08-11
SamTebbs33
commented on 2025-08-11
fhahn
commented on 2025-08-11
sdesmalen-arm
commented on 2025-08-12
SamTebbs33
force pushed
from
361c2d17
to
6dc11d91
171 days ago
sdesmalen-arm
commented on 2025-08-12
[Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes
f9e5a7c6
Rework lowering location
071728fa
Fix ISD node name string and remove shouldExpand function
80a72cae
Format
daa2ac41
Move promote case
3fcb9e84
Fix tablegen comment
6628a98a
Remove DAGTypeLegalizer::
06445420
Use getConstantOperandVal
75af3612
Remove isPredicateCCSettingOp case
5f563d94
Remove overloads for pointer and element size parameters
24df6bf6
Clarify elementSize and writeAfterRead = 0
ec37dfa5
Add i=0 to VF-1
8d819556
Rename to get.nonalias.lane.mask
8a09412f
Fix pointer types in example
45cbaff1
Remove shouldExpandGetAliasLaneMask
1b7b0daf
Lower to ISD node rather than intrinsic
0a0de880
Rename to noalias
54d32ad3
Rename to loop.dependence.raw/war.mask
20669292
Rename in langref
9b3a71a1
Reword argument description
215d2e74
Fixup langref
ec2bfedd
IsWriteAfterRead -> IsReadAfterWrite and avoid using ops vector
9f5f91a2
Extend vXi1 setcc to account for intrinsic VT promotion
eb8d5af4
Remove experimental from intrinsic name
c3d6fc89
Clean up vector type creation
9c5631d3
Address review
52fca129
Remove experimental from comment
9a985ab6
Add splitting
b09d3540
Add widening
56f9a6bc
Remove assertions and expand invalid immediates
26bf3624
Remove comment about mismatched type and immediate
a84e5e24
Improve lowering and splitting code a bit
054f8595
Remove splitting from lowering
970e7f9d
Improve wording in lang ref
fddda149
Rebase
36be558a
Remove backend promotion
c3d2acf8
Don't create StoreVT
8af50198
Use ternary for Addend
558bc3e5
Stop adding to PtrB
32e01923
Move nosve/nosve2 tests to separate files
3d7c2da0
Rebase
5402e276
SamTebbs33
force pushed
from
b856ecf5
to
5402e276
168 days ago
sdesmalen-arm
approved these changes on 2025-08-15
fhahn
commented on 2025-08-18
Remove unneeded lowering cases
5075b5f8
Simplify lang ref again
d85d375b
SamTebbs33
changed the title
[Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes
[Intrinsics][AArch64] Add intrinsics for masking off aliasing vector lanes
165 days ago
SamTebbs33
commented on 2025-08-19
sdesmalen-arm
commented on 2025-08-21
More langref re-wording
4dedf428
Define a store-to-load forwarding hazard
33be1509
Scalarize <1 x Y> intrinsic calls
587a25c9
sdesmalen-arm
commented on 2025-09-01
Address review
3abc7ba1
sdesmalen-arm
approved these changes on 2025-09-02
Address review
8eb12a04
SamTebbs33
merged
569d738d
into main
151 days ago
SamTebbs33
deleted the alias-intrinsic branch
151 days ago
Login to write a write a comment.
Login via GitHub
Reviewers
sdesmalen-arm
davemgreen
fhahn
gbossu
MacDue
JamesChesterman
NickGuy-Arm
paulwalker-arm
huntergr-arm
kmclaughlin-arm
Assignees
No one assigned
Labels
backend:AArch64
llvm:SelectionDAG
llvm:ir
Milestone
No milestone
Login to write a write a comment.
Login via GitHub