llvm-project
[RISCV] Clear vill for whole vector register moves in vsetvli insertion
#118283

Merged

[RISCV] Clear vill for whole vector register moves in vsetvli insertion #118283

lukel97 merged 9 commits into llvm:main from lukel97:vsetvli-clear-vill-whole-vector-register-move

lukel97 requested a review from

BeMg 1 year ago

lukel97 requested a review from

kito-cheng 1 year ago

lukel97 requested a review from

preames 1 year ago

lukel97 requested a review from

topperc 1 year ago

lukel97 requested a review from

wangpc-pp 1 year ago

llvmbot added backend:RISC-V

lukel97 commented on 2024-12-02

wangpc-pp commented on 2024-12-02

lukel97 commented on 2024-12-02

lukel97 force pushed to b7cbc700 1 year ago

preames commented on 2024-12-02

topperc commented on 2024-12-02

wangpc-pp commented on 2024-12-03

lukel97 force pushed to 6bfc14f5 1 year ago

preames approved these changes on 2024-12-03

lukel97 force pushed from 6bfc14f5 to 0efa20e3 1 year ago

[RISCV] Clear vill for whole vector register moves in vsetvli insertion

501815ae

Use getMinimalPhysRegClass and check TSFlags to check if it's a whole…

1d86ed13

Remove unused include

9440a860

Use an AVL of 1

cedea181

Update tests after rebasing on top of #118285

a0e29112

Label sew and ta/ma

c27fba57

Add an implicit $vtype use on vector copies

80256ff2

Add -riscv-insert-vsetvli-whole-vector-register-move-valid-vtype flag…

a83299d6

Update tests after rebase

48047eb9

lukel97 force pushed from 0efa20e3 to 48047eb9 1 year ago

lukel97 merged b6c0f1bf into main 1 year ago

Reviewers

preames

wangpc-pp

topperc

BeMg

kito-cheng

Assignees

No one assigned

Labels

backend:RISC-V

Milestone

No milestone

llvm-project [RISCV] Clear vill for whole vector register moves in vsetvli insertion #118283 Merged

[RISCV] Clear vill for whole vector register moves in vsetvli insertion #118283

llvm-project
[RISCV] Clear vill for whole vector register moves in vsetvli insertion
#118283

Merged