llvm-project
[AMDGPU] Fix SIFoldOperandsImpl::tryFoldZeroHighBits when met non-reg src1 operand.
#133761

Merged

[AMDGPU] Fix SIFoldOperandsImpl::tryFoldZeroHighBits when met non-reg src1 operand. #133761

vpykhtin merged 3 commits into llvm:main from vpykhtin:fix_tryFoldZeroHighBits_skip_nonreg

[AMDGPU] Fix SIFoldOperandsImpl::tryFoldZeroHighBits when met non-reg…

885dcd85

vpykhtin requested a review from

arsenm 168 days ago

llvmbot added backend:AMDGPU

arsenm commented on 2025-04-01

per review fixes.

40838d89

vpykhtin requested a review from

arsenm 167 days ago

removed extra lines

9b01a203

arsenm approved these changes on 2025-04-01

vpykhtin merged af0b0ce6 into main 167 days ago

vpykhtin deleted the fix_tryFoldZeroHighBits_skip_nonreg branch 167 days ago

Reviewers

arsenm

Assignees

No one assigned

Labels

backend:AMDGPU

Milestone

No milestone