llvm-project
[RISCV] Update the vector integer division cycle in SiFive7 scheduling model
#159468
Merged

[RISCV] Update the vector integer division cycle in SiFive7 scheduling model #159468

mshockwave
mshockwave [RISCV] Update the vector integer division cycle in SiFive7 schedulin…
584eac52
mshockwave mshockwave requested a review from lenary lenary 51 days ago
mshockwave mshockwave requested a review from mikhailramalho mikhailramalho 51 days ago
mshockwave mshockwave requested a review from topperc topperc 51 days ago
mshockwave mshockwave requested a review from wangpc-pp wangpc-pp 51 days ago
llvmbot llvmbot added backend:RISC-V
llvmbot
wangpc-pp
wangpc-pp approved these changes on 2025-09-18
mshockwave mshockwave merged 1cee4fa9 into main 50 days ago
mshockwave mshockwave deleted the patch/riscv/sifive7-sched-vdiv branch 50 days ago
llvm-ci

Login to write a write a comment.

Login via GitHub

Assignees
No one assigned
Labels
Milestone