llvm-project
[AArch64][ISel] Use vector register for scalar CLMUL
#183282
Merged

[AArch64][ISel] Use vector register for scalar CLMUL #183282

MDevereau merged 1 commit into llvm:main from MDevereau:clmul_scalar
MDevereau
MDevereau MDevereau requested a review from davemgreen davemgreen 28 days ago
llvmbot llvmbot added backend:AArch64
llvmbot
oscardssmith
davemgreen
davemgreen commented on 2026-02-27
davemgreen
davemgreen approved these changes on 2026-03-03
MDevereau [AArch64][ISel] Use vector register for scalar CLMUL
ef1a1449
MDevereau MDevereau force pushed from b9a020a2 to ef1a1449 21 days ago
MDevereau MDevereau merged 5cf09a68 into main 21 days ago
MDevereau MDevereau deleted the clmul_scalar branch 21 days ago

Login to write a write a comment.

Login via GitHub

Reviewers
Assignees
No one assigned
Labels
Milestone