llvm-project
[MLIR][Mem2Reg] Add support for region control flow and SCF
#185036
Merged
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Overview
Commits
18
Changes
View On
GitHub
[MLIR][Mem2Reg] Add support for region control flow and SCF
#185036
Moxinilian
merged 18 commits into
llvm:main
from
tdegioanni-nvidia:mem2reg-scf
mem2reg for region control flow
2292a90b
begin implementation for SCF
6e8baa7e
implement interfaces for all SCF ops
b2e4b980
remove liveness analysis from mem2reg
3d2bf511
add more tests
47993aa7
fix various typos
24f7e047
tdegioanni-nvidia
requested a review
from
Moxinilian
41 days ago
llvmbot
added
mlir:core
llvmbot
added
mlir:llvm
llvmbot
added
mlir
llvmbot
added
mlir:scf
Moxinilian
requested a review
from
gysit
41 days ago
Moxinilian
requested a review
from
Dinistro
41 days ago
Moxinilian
removed review request
from
Moxinilian
41 days ago
gysit
commented on 2026-03-08
address various comments
00774f37
fix a bug with load into store
0af89bcd
format
ecddee13
improve doc of removeBlockingUses
3ea03349
add another test
8618c3a3
fix cache invalidation
e01d9d6d
fix default value check in memref alloca complete
769e2e46
clarify interface doc further
fbb38747
gysit
approved these changes on 2026-03-16
vzakhari
approved these changes on 2026-03-20
Apply suggestion from @vzakhari
6fd365ea
typo fix
58a38fb5
Merge branch 'main' into mem2reg-scf
0cb1b5dd
Merge branch 'main' into mem2reg-scf
deb1e9ff
Moxinilian
merged
239ca11a
into main
24 days ago
Login to write a write a comment.
Login via GitHub
Reviewers
vzakhari
gysit
Dinistro
Assignees
No one assigned
Labels
mlir:core
mlir:llvm
mlir
mlir:scf
Milestone
No milestone
Login to write a write a comment.
Login via GitHub