llvm-project
[LLVM][AArch64] Remove addrspace(0) restriction from all SVE/SME memory intrinsics.
#189992
Merged
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Overview
Commits
4
Changes
View On
GitHub
[LLVM][AArch64] Remove addrspace(0) restriction from all SVE/SME memory intrinsics.
#189992
paulwalker-arm
merged 4 commits into
llvm:main
from
paulwalker-arm:sve-acle-multi-addrspace-suport
[AArch64][SVE] Support SVE load/store non-zero address space pointers.
75cf752e
Update AutoUpgrade and revert unnecessary test changes.
fae649cc
Extend support to include all SVE memory intrinsics.
8e99f27f
Extend support to include all SME memory intrinsics.
48dde277
paulwalker-arm
requested a review
from
c-rhodes
9 days ago
paulwalker-arm
requested a review
from
sdesmalen-arm
9 days ago
paulwalker-arm
requested a review
from
kmclaughlin-arm
9 days ago
paulwalker-arm
requested a review
from
banach-space
9 days ago
paulwalker-arm
requested a review
from
dcaballe
9 days ago
paulwalker-arm
requested a review
from
nicolasvasilache
9 days ago
llvmbot
added
backend:AArch64
llvmbot
added
clang:frontend
llvmbot
added
clang:codegen
llvmbot
added
mlir
llvmbot
added
llvm:instcombine
llvmbot
added
mlir:sme
llvmbot
added
llvm:ir
llvmbot
added
llvm:transforms
c-rhodes
approved these changes on 2026-04-08
paulwalker-arm
merged
e77ac804
into main
1 day ago
paulwalker-arm
deleted the sve-acle-multi-addrspace-suport branch
1 day ago
Login to write a write a comment.
Login via GitHub
Reviewers
c-rhodes
sdesmalen-arm
kmclaughlin-arm
banach-space
dcaballe
nicolasvasilache
Assignees
No one assigned
Labels
backend:AArch64
clang:frontend
clang:codegen
mlir
llvm:instcombine
mlir:sme
llvm:ir
llvm:transforms
Milestone
No milestone
Login to write a write a comment.
Login via GitHub