llvm-project
[RISCV][P-ext] Add initial 64-bit support for RV32.
#197093
Merged
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Overview
Commits
6
Changes
View On
GitHub
[RISCV][P-ext] Add initial 64-bit support for RV32.
#197093
topperc
merged 6 commits into
llvm:main
from
topperc:pr/p-rv32-vec64
[RISCV][P-ext] Add initial 64-bit support for RV32.
c059a3e8
topperc
requested a review
from
lenary
47 days ago
topperc
requested a review
from
kito-cheng
47 days ago
topperc
requested a review
from
4vtomat
47 days ago
topperc
requested a review
from
wangpc-pp
47 days ago
llvmorg-github-actions
added
backend:RISC-V
llvmorg-github-actions
added
llvm:SelectionDAG
fixup! update comment
ec81d6f3
fixup! Remove LegalizeVectorOps.cpp change to avoid affecting AMDGPU.
2fb62e7b
lenary
commented on 2026-05-12
fixup! Fix output pattern in PatGprPairGprPair
497348f2
fixup! pass vectors larger than 2*xlen indirectly
dd1860f9
lenary
approved these changes on 2026-05-12
fixup! Add RISCVSubtarget::isPExtPackedDoubleType
dd9d70e6
topperc
merged
5e4a21a1
into main
46 days ago
topperc
deleted the pr/p-rv32-vec64 branch
46 days ago
Login to write a write a comment.
Login via GitHub
Reviewers
lenary
kito-cheng
4vtomat
wangpc-pp
Assignees
No one assigned
Labels
backend:RISC-V
llvm:SelectionDAG
Milestone
No milestone
Login to write a write a comment.
Login via GitHub