llvm-project
[CIR][X86] Add MSVC bit scan builtins
#234304
Merged
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Overview
Commits
10
Changes
View On
GitHub
[CIR][X86] Add MSVC bit scan builtins
#234304
andykaylor
merged 10 commits into
llvm:main
from
prashantsinghaniya:cir-msvc-bitscan
[CIR][X86] Add MSVC bit scan builtins
c4c6fa8c
test added + clang formatting
2b385917
removed auto
defd4578
prashantsinghaniya
requested a review
from
bcardosolopes
18 days ago
prashantsinghaniya
requested a review
from
xlauko
18 days ago
prashantsinghaniya
requested a review
from
andykaylor
18 days ago
llvmorg-github-actions
added
clang
llvmorg-github-actions
added
ClangIR
Nayan0112
force pushed
from
f6bbc56a
to
defd4578
18 days ago
andykaylor
commented on 2026-10-21
[CIR][X86] Share MSVC intrinsic translation with CodeGen
b126c47b
llvmorg-github-actions
added
clang:codegen
Merge branch 'main' into cir-msvc-bitscan
43bdb049
andykaylor
commented on 2026-10-22
andykaylor
commented on 2026-10-22
andykaylor
commented on 2026-10-22
[CIR][X86] Address MSVC bit scan review feedback
bd809648
Merge branch 'main' into cir-msvc-bitscan
99857459
andykaylor
commented on 2026-10-23
[CIR][X86] Added test without DAG
e7ee8add
prashantsinghaniya
requested a review
from
andykaylor
13 days ago
andykaylor
commented on 2026-11-02
[CIR][X86] Match MSVC bit scan zero condition in CodeGen
5bfdbb5a
andykaylor
approved these changes on 2026-11-05
andykaylor
enabled auto-merge (squash)
3 days ago
disabled auto-merge
3 days ago
Manually disabled by user
[CIR][X86] Fix MSVC intrinsic formatting
18a0dab6
andykaylor
enabled auto-merge (squash)
3 days ago
andykaylor
merged
5dd3aaf4
into main
3 days ago
Login to write a write a comment.
Login via GitHub
Reviewers
andykaylor
Nayan0112
bcardosolopes
xlauko
Assignees
No one assigned
Labels
clang
clang:codegen
ClangIR
Milestone
No milestone
Login to write a write a comment.
Login via GitHub