llvm-project
[RISCV] Adjust FP load latencies from 6 to 5 in SiFiveP400/P600 scheduling models
#93735

Merged

[RISCV] Adjust FP load latencies from 6 to 5 in SiFiveP400/P600 scheduling models #93735

mshockwave merged 1 commit into llvm:main from mshockwave:patch/riscv-p-cores-fload-latency

[RISCV] Adjust FP load latencies from 6 to 5 in SiFiveP400/P600 sched…

8052d277

mshockwave requested a review from

michaelmaitland 1 year ago

mshockwave requested a review from

topperc 1 year ago

llvmbot added backend:RISC-V

wangpc-pp approved these changes on 2024-05-30

mshockwave merged 6147a7b5 into main 1 year ago

mshockwave deleted the patch/riscv-p-cores-fload-latency branch 1 year ago

Reviewers

wangpc-pp

michaelmaitland

topperc

Assignees

No one assigned

Labels

backend:RISC-V

Milestone

No milestone