[6.2] Add support for TBI masking optimization for nonisolated(nonsending) #84986
[ast] Convert swift::getBuiltinType to use a covered switch for Built…
b4c3a212
[frontend] Expose via a LangOption whether or not the compiler is com…
7fcc8a54
[irgen] Make HasAArch64TBI an IRGen option instead of a LangOpts.
605437ab
[sil-llvm-gen] Add support for emitting IR before LLVM optimizations …
d7e41d2d
[sil-llvm-gen] Update some settings setup from sil-opt.
c86902d3
[sil-llvm-gen] Allow for -Xllvm options to be passed to sil-llvm-gen.
2e7c74c1
[sil-llvm-gen] Run Sema before we attempt to emit IR.
bf524c4f
[concurrency] Add a new type Builtin.ImplicitActor.
a4dca254
[silgen] Change two places we used Builtin.Executor to instead use Op…
40392258
[sil] Add a new instruction cast_implicit_actor_to_optional_actor.
380e414a
[concurrency] NFC refactor out some code from LowerHopToActor before …
f625cce6
[silgen] Use Builtin.ImplicitActor instead of Optional<any Actor> to …
ce162afd
Test updates for previous commit.
f8ec8ac3
[concurrency] Implement bit masking for TBI when available or in tagg…
85195406
Small fix for type with different name on 6.2.
abc2e304
gottesmm
force pushed
from
baa0b97d
to
abc2e304
221 days ago
Fix a concurrency irgen test for differences between main and release…
8e3fa552
gottesmm
marked this pull request as ready for review 221 days ago
gottesmm
requested a review
221 days ago
hborla
approved these changes
on 2025-10-24
gottesmm
merged
c6314a37
into release/6.2 214 days ago
gottesmm
deleted the release/6.2-rdar156525771 branch 214 days ago
Assignees
No one assigned
Login to write a write a comment.
Login via GitHub