llvm-project
c78e6bbd - [RISCV] Add sext_inreg patterns for XAndesPerf nds.bfos instruction (#139714)

Commit
286 days ago
[RISCV] Add sext_inreg patterns for XAndesPerf nds.bfos instruction (#139714) Add the patterns sign_extend_inreg i1/i8/i16.
Author
Parents
Loading