llvm-project
c78e6bbd
- [RISCV] Add sext_inreg patterns for XAndesPerf nds.bfos instruction (#139714)
Go
Login via GitHub
Home
Pricing
FAQ
Install
Login
via GitHub
Commit
View On
GitHub
Commit
286 days ago
[RISCV] Add sext_inreg patterns for XAndesPerf nds.bfos instruction (#139714) Add the patterns sign_extend_inreg i1/i8/i16.
References
#139714 - [RISCV] Add sext_inreg patterns for XAndesPerf nds.bfos instruction
Author
tclin914
Parents
fbb8a0c9
Loading